GTU · BE Computer · Semester 3
GTU 3130704 Digital Fundamentals (DF) Old Question Papers PDF
Official Gujarat Technological University (GTU) old question papers PDF (Regular & Remedial) and step-by-step solved questions for Digital Fundamentals (DF) across 2023 – 2026 examinations.
31 questions GTU asked more than onceAsked in 5 of 6 papers: Differentiate between static RAM (SRAM) and dynamic RAM (DRAM).See listExam papers
Most repeated questions
31 questions GTU set in two or more of 6 papers, most repeated first. Tap a year to open that paper at the question.
Differentiate between static RAM (SRAM) and dynamic RAM (DRAM).
Summer 2026 Q5a OR Winter 2025 Q5a Winter 2024 Q5a Summer 2024 Q4a Summer 2023 Q5a OR
Design a simple combinational logic function F(A,B,C)=∑m(0,1,2,5,7) and implement it using a Programmable Logic Array (PLA), clearly showing the internal connections.
Summer 2026 Q5c Summer 2025 Q5c Summer 2024 Q5c Summer 2023 Q5b
Describe the architecture and use of Field Programmable Gate Arrays (FPGAs).
Summer 2026 Q5b Winter 2025 Q5c Summer 2025 Q5a OR Winter 2024 Q5b
Describe the operation of a Successive Approximation A/D (SAR) converter and state its main specification regarding conversion time.
Summer 2026 Q4a OR Summer 2025 Q5b OR Winter 2024 Q4c OR Summer 2023 Q4c OR
Define Read Only Memory (ROM) and list its different types.
Summer 2026 Q5a Winter 2025 Q5c OR Winter 2024 Q5c OR Summer 2024 Q4a OR
Convert the decimal number 163 to its equivalent binary, octal and hexadecimal forms.
Summer 2026 Q1a Winter 2025 Q1b Summer 2024 Q2b Summer 2023 Q1b
What do you mean by universal gates, and which gates are universal? Convert NAND gate to OR gate. Convert NOR gate to AND gate.
Draw a neat diagram of a 4-bit right shift register and explain its operation
Implement the logic function F(X,Y,Z)=∑m(1,2,4,7) using a ROM as a PLD, showing the memory organization.
State and prove De-Morgan’s theorems using truth-tables.
Show 21 more repeated questionsHide the 21 more
Implement D flip flop using JK flip flop.
Explain the specification of D/A converter.
Explain R-2R ladder type D/A converter.
Analyze the conditions for a 'Don't Care' term in K-map simplification and simplify the expression F(W,X,Y,Z)=∑m(1,3,7,11,15) with Don't Care d(W,X,Y,Z)=∑d(0,2,5).
Distinguish between synchronous and asynchronous (ripple) counters based on their clocking mechanism.
Design half subtractor logic circuit.
Analyze the state transition diagram for a Johnson (twisted ring) counter and explain its counting sequence for 4 flip-flops.
Implement AND, OR, EX-OR gates using NAND & NOR gates.
Implement a 4×16 decoder using two 3×8 decoders.
Design 2 - Bit Magnitude Comparator.
Design 3-bit even parity generator circuit.
Design a Combinational circuit that convert Binary to BCD code converter.
Design a Combinational circuit that convert BCD to Excess 3 code converter.
Design mod-6 asynchronous counter using T flip flop.
Design a 3-bit synchronous up counter using JK flip-flops.
Describe the concept of memory organization in semiconductor memories
Implement the following Boolean function using 8:1 multiplexer: F(A, B, C, D) = A’BD’ + ACD + A’C’ D +B’CD
List out various logic families. Also list characteristics of digital IC.
List out and explain any one application of the register.
Explain classification of Memories.
Design the combinational circuit of 4 Bit Parallel Adder.
Which branches take this subject
GTU's syllabus lists 3130704 for 11 branches. One set of papers serves all of them.
Semester 3: 11 branches
Artificial Intelligence and Data Science, Artificial Intelligence and Machine Learning, Computer Engineering, Computer Science & Design, Computer Science & Engineering, Computer Science & Engineering (Artificial Intelligence and Machine Learning), Computer Science & Engineering (Cyber Security), Computer Science & Engineering (Data Science), Computer Science & Engineering (Internet of Things and Cyber Security Including Block Chain Technology), Information & Communication Technology, Information Technology
Other Semester 3 subjects
Common questions
Are these GTU 3130704 Digital Fundamentals papers valid for both Regular and Remedial exams?
Yes. Gujarat Technological University (GTU) follows the same 70-mark syllabus, exam blueprint, and 23-mark passing cutoff for both Regular and Remedial (ATKT/backlog) examinations. All 6 past exam sessions (2023 – 2026) serve as comprehensive preparation for either attempt.
How can I download GTU 3130704 Digital Fundamentals old question papers PDF?
You can download official GTU 3130704 original question paper PDFs directly from the table above with 1 click and zero deceptive ads or wait timers. Every paper also includes interactive online questions with AI study prompts.
What is the passing mark for GTU Digital Fundamentals (3130704)?
The external theory exam carries 70 marks. The minimum passing cutoff is 23 marks (33%). Exam duration is 2.5 hours.
What is the GTU exam pattern for 3130704?
The examination contains 5 main questions of 14 marks each, totaling 70 marks. Questions 2 through 5 provide internal OR choices, typically split into 3-mark, 4-mark, and 7-mark questions.