Gujarat Technological UniversitySummer 2026 examination

GTU 3131102 Digital System Design Summer 2026 Question Paper & PDF

B.E. · EC Engineering · Semester 3 · Subject code 3131102
Download official PDFView PDF here
Share with your class
Total
70 marks
To pass
23 marks (33%)
Duration
2.5 Hours 2:30 PM – 5:00 PM
Questions
5 with internal choice
No solutions on this paper yetNeed them for your exam? Ask once. Papers that students ask for are solved first, and we aim to add them within 24 hours.

Q.1

14 Marks
(a)
3 marks

What do you mean by positional weighted system. Name some positional weighted system.

(b)
4 marks
Given that 29210=1204b Than find the value of b.
(c)
7 marks

What are the characteristic of 2’s complement numbers. What are the three methods of obtaining 2’s complement of given number. Explain with suitable example.

Q.2

14 Marks
(a)
3 marks
Write a short note on Gray Codes.
(b)
4 marks

If the waveforms A, B, C are applied to the gate circuit shown below, determine the output waveform.

GTU Digital System Design (3131102) Summer 2026 Question 2(b) Diagram
(c)
7 marks
Write a short note on magnitude comparator.
(c)
7 marks

Write a short note on binary full adder and implement the circuit using universal logic.

Q.3

14 Marks
(a)
3 marks
How do you convert AOI logic to universal logic.
(b)
4 marks
Reduce using mapping the expression f =  m (0, 1, 2, 3, 5, 8, 9,10, 12, 13)
(c)
7 marks
Explain working principal of Master Slave flip flop using suitable diagram.
(a)
3 marks

Why do we need to reduce Boolean expression before realization. What is the systematic procedure to reduce the Boolean expression?

(b)
4 marks
Write a Short note on SR flip flop
(c)
7 marks
Explain Quine-McCluskey method for the minimization of Boolean expression.

Q.4

14 Marks
(a)
3 marks
Write a short note on programmable array logic.
(b)
4 marks
Give comparison of programmable logic device such as PROM, PAL, PLA.
(c)
7 marks
Write a short note on TTL logic families.
(a)
3 marks
Distinguished between combinational and sequential logic circuit.
(b)
4 marks
What are moore and mealy machines? Compare them.
(c)
7 marks
Write a short note on universal shift register.

Q.5

14 Marks
(a)
3 marks
Write a short note on weighted resistor type D to A converter.
(b)
4 marks
Explain R-2R ladder type D to A converter.
(c)
7 marks
Explain following parameter for D to A conversion.

Resolution, Accuracy, settling time, offset voltage.

(a)
3 marks
What do you mean by test bench in VHDL design.
(b)
4 marks
List and explain the data types used in HDL
(c)
7 marks
Compare data flow ,behavioral and structural modeling.

More Digital System Design papers

Questions repeat across sessions. Working through two or three papers shows you which topics GTU asks most.

Winter 202570 marks · 5 questions
Summer 202570 marks · 5 questions
Summer 202470 marks · 5 questions

Other Semester 3 subjects

BE EC

3131101
Control Systems
3131103
Network Theory
BE03000161
Network Theory
BE03000171
Signals and Systems

Preparing with friends?

Send this paper to your class group. Every question has its own link.

About this paper

Official Gujarat Technological University (GTU) examination paper for Digital System Design (Summer 2026, B.E. · EC Engineering, Sem 3). Features complete 70-mark regular & remedial examination pattern, official marking distribution across all 5 questions, and direct 1-click official PDF download.

Transcribed for student exam preparation from Gujarat Technological University official examination archives. Questions, syllabus guidelines, and curriculum marking schemes remain the intellectual property of Gujarat Technological University.

Download official PDF All Digital System Design Papers (4) →Report a typo or correction
ViewDownload PDF