Q.1
14 Marks(a)
Convert the decimal Number 250.5 to base 4 and base 8.
(b)
State and prove DeMorgan’s Theorem.
(c)
Minimize the following function in SOP and POS minimal form using K-Maps: F(A, B, C, D) =∑m(1, 2, 6, 7, 8, 13, 14, 15) + d(3, 5, 12)
Gujarat Technological UniversitySummer 2025 examination
GTU 3131102 Digital System Design Summer 2025 Question Paper & PDF
B.E. · EC Engineering · Semester 3 · Subject code 3131102
- Total
- 70 marks
- To pass
- 23 marks (33%)
- Duration
- 2.5 Hours 2:30 PM – 5:00 PM
- Questions
- 5 with internal choice
No solutions on this paper yetNeed them for your exam? Ask once. Papers that students ask for are solved first, and we aim to add them within 24 hours.
Noted. This paper is in our queue now. Check back tomorrow.
We could not record that here. Email the paper name to hirenjsca@gmail.com and we will add it.
Q.2
14 Marks(a)
Convert F(A,B,C) = BC+A into standard minterm form.
(b)
Implement Ex -NOR and Ex-OR using NAND and NOR only.
(c)
Implement the full adder & full subtractor using Multiplexer.
OR
(c)
Design and implement binary to Excess-3 code converter.
Q.3
14 Marks(a)
Obtain the truth table of the function: F = xy+yz+zx.
(b)
Obtain JK flip-flop from SR flip-flop.
(c)
Draw the circuit diagrams and truth table of SR, D, T and JK flip flops.
OR
(a)
What is “Lock out” condition in counter? How to avoid it?
(b)
Implement 4x16 decoder using two 3x8 decoder.
(c)
Explain Master Slave JK flip-flop with truth table and circuit diagram.
Q.4
14 Marks(a)
Compare sequential and combinational circuits.
(b)
Define the following characteristics of IC:
i)Propagation Delay
ii)Figure of Merit
iii)Fan out
vi)Noise
Margin
(c)
Compare ROM, PLA and PAL.
OR
(a)
Compare Latch and a Flip flop.
(b)
Give classification of logic families and compare CMOS and TTL.
(c)
Explain Moore machine.
Q.5
14 Marks(a)
List the steps in VLSI Design flow.
(b)
Design Modulo-8 counter using T flip flop.
(c)
With neat sketch design 4-bit bidirectional shift register.
OR
(a)
Define State Table and State Diagram.
(b)
Design mod-6 asynchronous counter using T flip-flop.
(c)
Design 4-bit ripple counter using negative edge triggered JK flip flop.
More Digital System Design papers
Questions repeat across sessions. Working through two or three papers shows you which topics GTU asks most.
Other Semester 3 subjects
BE EC
Preparing with friends?
Send this paper to your class group. Every question has its own link.
About this paper
Official Gujarat Technological University (GTU) examination paper for Digital System Design (Summer 2025, B.E. · EC Engineering, Sem 3). Features complete 70-mark regular & remedial examination pattern, official marking distribution across all 5 questions, and direct 1-click official PDF download.
Transcribed for student exam preparation from Gujarat Technological University official examination archives. Questions, syllabus guidelines, and curriculum marking schemes remain the intellectual property of Gujarat Technological University.